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Abstract: Along with the rapid advances in power electronics and semiconductor technology, electronic power transformers (EPTs), which are expected to replace conventional power transformers in the future, are being developed and
designed. This study presents the dynamic performance of the intelligent controller structure in the control of an EPT.
The EPT structure, consisting of the input, isolation, and output stages, is designed for experimental and simulation
studies. A three-phase pulse width modulation (PWM) rectifier is used to rectify the grid voltages at the input stage
of EPT. The DC-bus voltage of the three-phase PWM rectifier is controlled by a neuro-fuzzy controller (NFC) against
the disturbances that may occur in the input stage. In the isolation stage of the EPT, a DC-DC converter circuit is
used. Thus, DC voltage obtained from the input part is reduced to the appropriate voltage values. In the output stage,
the two-level three-phase inverter circuit is used to provide the necessary voltages for users. The control algorithms for
input and output stages of the EPT have been developed using a dSPACE DS1104 controller card, which can work in
real time with MATLAB/Simulink. Experimental and simulation studies are realized to demonstrate the voltage sag,
swell, harmonic, and reactive power compensation performances of the EPT controlled by NFC.
Key words: Electronic power transformers, neuro-fuzzy controller, power transformers, power quality, reactive power
compensation

1. Introduction
Power transformers are commonly used in power systems to perform many functions such as galvanic isolation,
current/voltage conversions, and noise decoupling. These transformers should have positive characteristics such
as high efficiency, low cost, and high reliability. However, conventional power transformers have undesirable
characteristics. Power transformers are passive components between high and low voltages. Therefore, in the
case of voltage sag and swell at the input stage, the output stage is affected by this situation. In addition, the
harmonics in the output of the transformer affect the current in the input stage. In this case, the harmonics
can spread to the grid and increase the losses in the primary windings. Furthermore, conventional power
transformers have a large volume due to their copper coils and iron structures, and their weight is high. Oils
used in power transformers are also potentially harmful in any failure [1–4]. In recent years, with the rapid
development of microprocessors and power electronic circuits, the use of power electronics-based devices with
semiconductor circuits in industrial areas has become very widespread. Besides, power electronics is seriously
considered as one of the advantageous technologies that can strengthen the intelligent grids of the future [5].
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In parallel with these developments, McMurray [6] first introduced a new transformer structure obtained from
power converters instead of conventional transformers, one of the most indispensable components of electrical
power systems, in the 1970s. This new structure was called an electronic power transformer (EPT). The main
purposes of EPTs are to realize all the features of a power transformer on a single circuit, to increase the quality
of the power, and to obtain many potential functionalities that the classical transformer does not possess [3–
5]. In addition, EPT structures have many superior features such as voltage sag and swell compensation,
instantaneous voltage regulation, constant output voltage, harmonic compensation, low size and volume, power
factor correction, reactive power compensation, short circuit protection, and bidirectional power flow [7–11].
The efficiency of the first studies on EPTs was 80%. Since then, many studies have been conducted to improve
the performance and efficiency of EPTs. Recently, various controller structures have been proposed in order to
control EPTs. The work in [12] proposes an EPT with a modular structure to feed critical loads. The EPT
structure consists of input, isolation, and output stages. A new control strategy has been developed for the
proposed H-bridge rectifier in the input stage. With this strategy, constant DC voltages have been obtained
to feed sensitive loads. The work in [13] presents sliding mode control (SMC) to improve the dynamic and
steady-state performance of an EPT structure consisting of input, isolation, and output stages. To improve the
stability of the EPT structure against parameter changes and disturbances, the current of the rectifier in the
input stage and the voltage of the inverter in the output stage are controlled by the proposed controller. The
proposed EPT structure is tested in a steady-state study and for reactive power control, dynamic load change,
and voltage sag. The work in [14] provides an asymptotically stable controller for EPT based on the Lyapunov
direct stability method. The proposed controller structure has improved the power factor of the input stage of
the EPT. A simulation study is also carried out in the MATLAB/Simulink environment of the EPT structure.
The results show the fast and superior dynamic characteristics of the proposed controller. The work in [15]
investigates an EPT structure consisting of three stages. It proposes the design of a control system based on
SMC to improve the dynamic performance of the EPT. Furthermore, SMC is compared with PI controller and
a linear quadratic controller (LQR) to demonstrate the performance of the EPT. According to the simulation
results, SMC has a faster dynamic response and steady-state performance compared to other controllers. The
work in [16] presents an EPT structure consisting of three-phase input, isolation, and output stages in the
MATLAB/Simulink environment. In order to control the DC-bus voltage of the AC/DC rectifier structure in
the input stage, LQR and PI controllers are designed. These controllers are compared under voltage sag, swell,
flicker, and voltage harmonics. Finally, [17] presents a type-2 neuro-fuzzy controller (T2NFC) structure for an
EPT structure consisting of three stages. In this study, the T2NFC is compared with the NFC and PI controller
under the same conditions. All studies are performed in the MATLAB/Simulink environment.
EPTs generally have structures with a DC bus or without a DC bus. The EPT structures with DC
buses have input, isolation, and output stages, and these structures are widely preferred because of their ability
of reactive power compensation. The control of the input stage of an EPT is very important because it can
compensate the reactive power and voltage sag/swell conditions. Therefore, pulse width modulation (PWM)
rectifiers with high power factor and low harmonic currents are used in the input stage of EPTs. Proportionalintegral (PI) controllers are widely preferred in the control of PWM rectifiers used in EPT structures. However,
PI controllers have negative characteristics such as slow response, high overshoot, oscillation, and the need
for a mathematical model of the system to be controlled. For this reason, intelligent controller structures are
needed to increase the stability of EPT structures in transient and steady states. In this study, the experimental
design of an EPT structure consisting of electronic components, which can realize all the features of classical
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transformers in a single circuit, is aimed. The main purpose of this study is to improve the performance of
the EPT using the NFC, which has a durable and adaptive structure. In addition, the following achievements
are targeted with the EPT structure designed in this study: increasing the durability of the DC-bus voltage;
reducing costs by using less voltage and fewer current sensors; improving the performance of the EPT against
disturbances by using an intelligent controller structure; and reducing costs by doing this operation with a
power module without using an additional rectifier circuit for first charging the DC buses. The rest of the study
can be summarized as follows. In the second section, information about EPTs and a mathematical model of
the EPT are given. The third section presents the design of the NFC used in the experimental studies. In the
fourth section, information about the experimental setup is given. Also, experimental and simulation studies
are carried out. In the final section, evaluations are made in light of the results obtained from all experimental
studies.
2. Mathematical model and control of EPT
EPTs can be considered as power conversion systems consisting of high-power semiconductor components. The
EPT structure with DC bus consists of input, isolation, and output stages. A block diagram of the EPT
structure related to these stages is given in Figure 1. Before constructing the mathematical model of the EPT

Figure 1. The structure of the EPT: a) block diagram, b) simplified diagram.

structure, the following dynamic differential equations can be obtained assuming that the power system is
symmetrical, the three-phase balanced state is studied, and the losses of the transformer are neglected [1, 2].
The voltage equations for the input stage can be given as in Eq. (1):




sin (ωt)
vga (t)
√
 vgb (t)  = 2Vg sin (ωt − 120) ,
sin (ωt + 120)
vgc (t)

(1)

where vga , vgb , and vgc are instantaneous voltages of the input stage. The voltages of the PWM rectifier in
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Figure 2. Control structure of input stage.

the input stage and inverter in the output stage can be expressed as in Eqs. (2) and (3):




vla (t)
sin (ωt-θ1 )
 vlb (t)  = m1 Vdc sin (ωt − 120 − θ1 ) ,
vlc (t)
sin (ωt + 120 − θ1 )

(2)





voa (t)
sin (ωt-θ2 )
 vob (t)  = m2 Vdc sin (ωt − 120 − θ2 ) .
voc (t)
sin (ωt + 120 − θ2 )

(3)

Here, vla , vlb , and vlc are instantaneous AC terminal voltages of the input stage. voa , vob , and voc are
instantaneous AC terminal voltages of the output stage. m1 and m2 are modulation indexes of the rectifier
and inverter. θ1 and θ2 are the angle of the sinusoidal modulating waveform in input and output stages. In
addition, the differential equations of the input and output stages can be expressed as in Eqs. (4)–(7):

d
dt

(

1 2
C (t)
2 dc

)

 
 




v (t)
v (t)
i (t)
ila (t)
d  la   ga   la 
ilb (t) = vgb (t) − vlb (t) − Rg  ilb (t)  ,
Lg
dt
vgc (t)
vlc (t)
ilc (t)
ilc (t)

(4)




 

if a (t)
voa (t)
vLa (t)
d 
1
if b (t)  =  vob (t)  −  vLb (t)  ,
Lf
dt
k
if c (t)
voc (t)
vLc (t)

(5)


 
 

v (t)
i (t)
i (t)
d  La   f a   La 
vLb (t) = if b (t) − iLb (t) ,
Cf
dt
vLc (t)
if c (t)
iLc (t)

(6)





[
] ila (t)
[
] if a (t)
1
voa (t) vob (t) voc (t)  if b (t)  ,
= vla (t) vlb (t) vlc (t)  ilb (t)  −
k
ilc (t)
if c (t)

(7)

where C = Cdc1 + Cdc2 /k 2 . Cdc1 and Cdc2 are DC-bus capacitors of the rectifier and inverter. Lf and Cf
are filter components of the output stage. Lg and Rg are the line inductance and resistor used in input stage.
vLa , vLb , and vLc are instantaneous voltages of the output stage. ilabc , iLabc , and if abc are input stage, load,
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and filter currents. After obtaining the general equations for the EPT, the equations in dq -rotating reference
frame can be obtained from Park’s transformation as follows:
[
]
[
]
d
3m1 ild sin θ1
3m2 if d sin θ2
[Vdc ] = −
+
,
dt
2C −ilq cos θ1
2kC −if q cos θ2

d
dt

(8)

[
]
[ ]
[
]
[
] √ [ ]
2 0
Rg ild
m1
ild (t)
sin θ1
ilq
=−
−ω
+
Vdc
+
,
ilq (t)
i
−i
cos
θ
Lg
Lg
L vg
lq
ld
1

(9)

[ ]
[ ]
[ ]
[
]
1 if d
1 iLd
vLd
vLq
=
−
−ω
,
vLq
−vLd
Cf if q
Cf iLq

(10)

d
dt

[ ]
[
[ ]
[
]
]
d if d
1 vLd
m2 sin θ2 −Vdc
−if q
=ω
−
,
+
if d
Vdc
dt if q
kLf
Lf vLq

(11)

where ω is the synchronous angular velocity of grid voltage. ild and ilq are input currents on the dq -axis. vLd
and vLq are output voltages on the dq -axis. k is the transformation ratio of the medium frequency transformer
(MFT) in the isolation stage. ω is the synchronous angular velocity of grid voltage. iLd and iLq are load
currents on the dq -axis. Park’s transformation equation is denoted as K and can be expressed by Eq. (12):

cos ωt
2
sin ωt
K=
3
3

cos (ωt − 120)
sin (ωt − 120)
3
2

2

where [ild ilq ilo ]

T

T

T

= K[ila ilb ilc ] , [if d if q if o ]

T


cos (ωt + 120)
sin (ωt + 120)  ,

(12)

3
2
T

T

= K[if a if b if c ] , [iLd iLq iLo ]

T

= K[iLa iLb iLc ] , and

T

[vLd vLq vLo ] = K [vLa vLb vLc ] . Figure 2 shows the basic control structure of the three-phase PWM rectifier
in the input stage. As can be seen in Figure 2, the reference DC-bus voltage is compared with the measured
DC-bus voltage and the d -axis reference current value is obtained from the controller output. One of the most
important features of vector control is that it has axis transformations. The equations on the dq -axis can be
defined as follows:
Lg

dild
= ωLg ilq − vld + vgd ,
dt

dilq
Lg
= −ωLg ild − vlq + vgq ,
dt
T

T

T

(13)

T

where [vld vlq ] = K[vla vlb vlc ] and [vgd vgq ] = K[vga vgb vgc ] . The K matrix for the dq -axis is as follows:

K=

[
2 sin ωt
3 cos ωt

sin (ωt − 120)
cos (ωt − 120)

]
sin (ωt + 120)
.
cos (ωt + 120)

(14)

As shown in Figure 2, PI controllers are used to control dq -axis currents. i∗ld is obtained from the DC-bus
voltage control. This current value is compared with the ild current found from dq -axis transforms and the
error is applied to the PI controller. In order to obtain the unit power factor, i∗lq is set to zero. Thus, the
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following equations can be written:
(
)
KI
Kp +
(i∗ld − ild ) ,
s
(
)
KI
dilq
Lg
= Kp +
(ilq ) .
dt
s

dild
=
Lg
dt

(15)

The three-phase variables obtained from all transformations are applied to the sinusoidal PWM (SPWM) block
and compared with the carrier triangle wave to obtain PWM signals. The isolation stage consists of a DC-DC
converter. The DC voltage obtained from the input stage is converted into a 5-kHz high frequency square wave
at the isolation stage. This voltage is applied to the primary input of the MFT. According to the conversion
ratio of the MFT, a lower voltage is obtained in the secondary windings. The output voltage of the isolation
stage can be expressed as in Eq. (16):
Vdc2 =

1
Vdc1 ,
k

(16)

where Vdc1 and Vdc2 are DC-bus voltages of input and output stages, respectively. The voltages obtained
from the inverter output are not purely sinusoidal. In this work, an LC filter is used to obtain sinusoidal
voltages. These voltages are measured and converted to the voltage values of the dq -axis. Then these voltages
are compared with their reference values. Finally, these voltage values are converted into three-phase voltages
and compared to the carrier triangle to obtain gate signals.

3. Design of neuro-fuzzy controller structure
Intelligent controller implementations are frequently used in many fields and provide very good results. These
controllers have special calculation features for solving specific problems. However, it is known that each
controller structure has some limitations as well as advantages. These limitations can be eliminated with
intelligent hybrid controllers obtained by combining two or more controller structures into a single controller
structure. The NFC structure in this study has several features such as learning, adaptation, fault tolerance,
and parallel working ability of artificial neural networks (ANNs) as well as providing decision-making and expert
knowledge in a fuzzy logic controller (FLC) [18–24]. The NFC structure is used to control the DC-bus voltage
of the three-phase PWM rectifier at the input of the EPT. First-order Sugeno-type fuzzy model rules can be
defined as follows:
K j = IF ; x1 , B1j AND x2 , B2j AND...AND xn , Bnj ; THENy=fj = bj0 + bj1 x1 + bj2 x2 + ...bjn xn .

(17)

Here, x and y are input and output variables, respectively. Bij is µB j (xi ) linguistic variables of membership
i

function prerequisites and bjn ∈ K is the coefficients of the linear fn = (x1 , x2 , x3 , ..., xn ) function. Figure 3
shows the NFC structure used in the control algorithms. This structure has two inputs and one output. Inputs
∗
are specified as e (t) = Vdc1
− Vdc1 and ∆e = e (t) − e (t − 1). The d-axis reference current component is

obtained from the output of the NFC structure. As can be seen in Figure 3, there are six layers in the NFC
structure. The properties of these layers can be explained as follows:
Layer-1: It is called the input layer and no calculation is made on this layer. The output of this layer is
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Figure 3. Schematic representation of NFC.

obtained by Eq. (18):
∗
x11 = Vdc1
(t) − Vdc1 (t) ,

x12 = ∆e = e (t) − e (t − 1) .
yi1 = xi , i =1,2,3...

(18)

(19)

Layer-2: This layer is the part where the membership functions determined for each input variable are created.
The membership function should be determined for error and error at the input of the layer. In this study,
three generalized bell membership functions are chosen for each input. The output of the nodes of this layer is
given as follows:
yj2 =

2zi

x2i − dij
σij

,

( )
vj2 = fj2 yj2 =

1
j =1,2,3.
1 + yj2

(20)

Here, d , σ , and z are the membership function parameters.
∏
Layer-3: The third layer of the NFC consists of the nodes indicated by the symbol , and each node outputs
the multiplication of its own signals. The output of layer-3 can be obtained as follows for the k th node:
yk3 =

∏

x3j ,

( )
vk3 = fk3 yk3 = yk3 .

(21)

j

Layer-4: This layer is also known as the normalization layer and each node is labeled with N . The normalization process for the any k th node is obtained as follows:
yk4 =

∑
k

yk4 ,

( ) x4
vk4 = fk4 yk4 = 4k .
yk

(22)

Layer-5: This layer represents the size of the firing rating of the rules. The defuzzification operation is
performed by multiplying the firing force of the normalized rules obtained from layer-4 with the first-order
function ( f ) in this layer.
yk5 = x5k ,
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(
)
vk5 = yk5 pk x11 + qk x12 + rk ,

(24)

where p, q , and r are the parameters of the f function and are called the result parameters of the NFC.
Layer-6: In the sixth layer, there is only one node that is shown by the Σ symbol. The general output contains
a single node calculated as follows:
y 6 = ∆i∗d =

∑

yk6 ,

( )
v06 = f06 y06 = y06 .

(25)

k

There are many methods for training NFCs in the literature. The most frequently used of these methods is
the backpropagation learning algorithm [20–22]. This algorithm allows updating the weights found in these
layers by taking the error value obtained from the output of the network up to the layer in the input part. The
squared error to be obtained by applying the least squares method to the error value can be expressed by the
following equation:
1
E = e2 .
(26)
2
First, the input and output variables are updated with the backpropagation learning algorithm by Eq. (27):
(
)
∂E (k)
φ (k) = φ (k − 1) + ∆φ (k) = φ (k − 1) + −α
.
∂φ (k)
Here, φ is the input or output variable, and α is the learning rate. The expression

(27)
∂E
∂φ

in the above equation

needs to be obtained. The partial derivative chain is used for this and is obtained by Eq. (28):
δ1 =

∂E ∂e ∂i∗d
,
∂e ∂i∗d ∂v 6

(28)

where δ 1 is the local gradient. All local gradients are required to be updated from the output layer of the NFC
structure. Therefore, the following equations can be obtained:
∂E
∂v 6 ∂y 6 ∂v 5
= δ 1 6 6 k = δ 1 yk5 x11 ,
∂pk
∂y ∂vk ∂pk

(29)

∂E
x4
= δ 1 k4 x11 ,
∂pk
Σ xk

(30)

∂v 6 ∂y 6 ∂v 5
∂E
= δ 1 6 5 k = δ 1 yk5 x12 ,
∂qk
∂y ∂vk ∂qk

(31)

∂E
x4
= δ 1 k4 x12 ,
∂qk
Σ xk

(32)

∂E
∂v 6 ∂y 6 ∂v 5
= δ 1 6 5 k = δ 1 yk5 ,
∂rk
∂y ∂vk ∂rk

(33)

k

k
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∂E
x4
= δ 1 k4 .
∂rk
Σ xk

(34)

k

The slope calculation required for updating the prerequisite parameters of the NFC can be obtained as follows.
For the generalized bell function, the following equations can be given:
∑

∂E
=
∂σi

6

∂v ∂y ∂v 5
δ 1 6 5 k5
∂y ∂vk ∂yk
6

∂yk5
∂vk4

∂vk4
∂yk4

∂yk4
∂vk3

∂vk3
∂yk3

∂yk3
∂vj2

∂vj2
,
∂σi

)
x4k − x4k ∏ (
(
)
∂E
2zi
k
1
3
= δ gk (
vj2 1 − vj2 .
x
)2
j
1
∂σi
xi − zi
∑ 4
j
xk

(35)

k

∑

∂E
=
∂zi

6

6

∂v ∂y ∂v 5
δ 1 6 5 k5
∂y ∂vk ∂yk

∂yk5
∂vk4

∂vk4
∂yk4

∂yk4
∂vk3

∂vk3
∂yk3

∂yk3
∂vj2

∂vj2
∂zi

,

x4k − x4k ∏
∂vj2
∂E
k
= δ 1 gk (
x3j
.
)2
∂σi
∂zi
∑ 4
j
xk

(36)

∑ 4
xk − x4k ∏
∂vj2
∂E
k
1
= δ gk (
x3j
.
)2
∂di
∂di
∑ 4
j
xk

(37)

k

∂E
∂v 6 ∂y 6 ∂v 5 ∂y 5 ∂v 4 ∂y 4 ∂v 3 ∂y 3 ∂vj2
= δ 1 6 5 k5 k4 k4 k3 k3 k2
,
∂di
∂y ∂vk ∂yk ∂vk ∂yk ∂vk ∂yk ∂vj ∂di

k

Here, the delta adaptation rule is used to calculate the gradient

∂E
∂v 6

correctly.

4. Experimental setup and performance studies
Detailed information about the experimental setup of the EPT designed in this study is given in this section.
Figure 4 shows the experimental setup of the EPT. As seen from Figure 4, the EPT structure consists of input,
isolation, and output stages. The experimental parameters used in this study are presented in the Table.
Table. Parameters used in experimental setup.

Grid voltage/frequency
DC-bus voltages
Coupling inductance
Charging resistors
DC-link capacitors
Switching frequency
Dead time of IGBT switches
Sampling time
LC filter

60 V/50 Hz
200–100 V
3 mH
1 kΩ/100 W
3.3 mF/450 V
1.25–2 kHz
4.5 µs
150 µs
10 mH, 50 µF

PM75CLA120 intelligent power modules (IPMs) are used for the three-phase PWM rectifier, which
converts the AC voltage on the grid side into DC voltage, and the three-phase inverter, which provides the
necessary power and voltage for load. There are six IGBTs and parallel connected diodes in PM75CLA120
IPMs. The driver circuits are also designed for IPMs. LA-55P and LV-25P sensors are used for measuring
currents and voltages at the input and output stages. In addition, the measured currents and voltages must
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Figure 4. Experimental setup of EPT.

be calibrated for control algorithms. For this purpose, the current and voltage measuring circuits are designed
and their circuit diagrams are shown in Figure 5. In the isolation stage, the DC voltage obtained from the
input stage is transformed to a lower level DC voltage. IRG4PC40UD coded IGBTs and MFT with ferrite core
are used in this stage. In addition, a full-bridge rectifier circuit is connected to the output of the secondary
windings of the MTF. The PWM signals required for IGBTs in the isolation stage are provided through the
UC3875 phase shift resonant controller. The control algorithms in experimental studies have been developed
using a dSAPCE DS1104 controller card. The PWM signals obtained from the control algorithms are applied to
the dead-time circuits. The control of the input stage of the EPT is very important in compensating the voltage
sag and swell conditions that may occur on the grid side. For this reason, the NFC with a stable structure is
preferred in the control of the three-phase PWM rectifier at the input of the EPT. First, the grid voltage is set
to 60 V with a Variac. The charge resistors and diodes in the IPMs are used to realize the precharging of the
DC-bus capacitors before the PWM signals are applied to the IPMs. After the DC-bus capacitors are charged,
the charging resistors are short-circuited. The PWM signals for IPMs can be sent at any time by the help of
the ControlDesk interface, and experimental results can be observed in real time. The DC-bus voltage obtained
from the input stage after charging is approximately 147 V. After providing the accuracy of all information
2875
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Figure 5. Circuit diagrams designed for a) current and b) voltage sensors.

regarding the EPT structure, the DC-bus voltage in the input stage has been increased to 200 V. The model
developed for the experimental and simulation studies is performed in the MATLAB/Simulink environment.
For synchronous operation of the grid and EPT structure, phase-locking loops are used in all control algorithms.
The performance studies are performed to demonstrate the performance of the EPT controlled by the NFC.
4.1. Performance study-1
In this study, the performance of the EPT structure is investigated against voltage sag conditions. With the
help of a Variac and the programmable voltage source in the MATLAB/Simulink library, a voltage sag of 47%
is created manually for this condition. The waveforms obtained from experimental and simulation studies are
shown in Figure 6. In addition, simulation studies are realized similar to the experimental study. Thus, the
accuracy of the experimental study is provided by the simulation study. The voltage sag is generated between
approximately 0.12 and 0.4 s and is shown in Figure 6a. In Figures 6b–6d, the waveforms of the DC-bus and
output voltages are given in the case of voltage sag. It is noted that the fluctuation of DC-link voltage in
experimental studies is higher than in the simulation study. This is because DC-link resistance is neglected in
the simulation study. Figures 6b and 6c show that the DC-bus voltages in the input and isolation stages remain
constant despite the voltage sag. Since a NFC with a durable structure against disturbances is used in the
control of the DC-bus voltage at the input stage of the EPT, the voltage sag condition has been successfully
compensated. As seen from Figure 6d, although a voltage sag occurs at the input stage, the output voltages
are constant. Thus, the voltage sag condition has been successfully removed by the EPT structure controlled
by the NFC.

Figure 6. Waveforms related to performance study-1: (a) grid voltages; (b, c) DC-bus voltages of input and isolation
stages; (d) output voltages.
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4.2. Performance study-2
In this performance study, it is investigated that harmonics that may occur on the grid side are compensated
in the EPT structure. In an experimental study, a three-phase diode rectifier is connected parallel to the grid
to generate harmonics at the input voltages. There is a switch between the three-phase diode rectifier and grid.
Thus, harmonics can be applied to the grid and removed from the grid instantaneously. In the simulation study,
5th and 7th harmonics are injected into the grid by means of a three-phase programmable voltage source. In this
study, the EPT structure with DC capacitors in the input and isolation stages is preferred. The harmonics at
the input stage are not directly transmitted to the output stage with DC-bus capacitors. First, the grid voltages
with harmonics are rectified in the input and isolation stages. Then the inverter at the output stage is fed. The
waveforms obtained from both studies are given in Figure 7. As shown in Figure 7a, harmonics are applied
to the grid between 0.22 and 0.37 s. Figures 7b and 7c show the graphs of DC-bus voltages obtained from
grid voltages with harmonics. During this period, very little oscillation has occurred in DC-bus voltages. In
addition, DC-bus voltages are kept within reference values despite this condition. The DC-bus voltage applied
to the three-phase inverter at the output is given in Figure 7c. As shown in Figure 7c, the DC-bus voltage of
the isolation stage is almost constant. It is clearly seen that the NFC has an impact on providing fast dynamic
responses and stable conditions in DC-bus voltages. The waveforms of the three-phase voltages obtained from
the output stage are given in Figure 7d. Despite the harmonics generated in the grid, the output stage is
not affected by this condition and constant sinusoidal voltages are obtained. The superior performance of the
controller structure is confirmed by experimental and simulation studies.

Figure 7. The waveforms related to performance study-2: (a) grid voltages; (b, c) DC-bus voltages of input and isolation
stages; (d) output voltages.

4.3. Performance study-3
In this study, the dynamic performance of the EPT structure is investigated against voltage swell conditions.
The simulation study is carried out with the same conditions as the experimental study. The waveforms related
to simulation and experimental studies are given in Figure 8. There are DC-bus capacitors in the EPT structure
so that users are not affected in the case of voltage swell. Constant output voltages are obtained thanks to
the control of the DC-bus voltages. By the help of the Variac and a three-phase programmable voltage source,
voltage swell of 15% in the grid is generated between approximately 0.15 and 0.4 s as shown in Figure 8a. The
waveforms of DC-buses and output voltages in the case of voltage swell are given in Figures 8b–8d. As shown in
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Figures 8b and 8c, the fluctuations of the DC-bus voltages in the input and isolation stages are slightly increased
in the case of voltage swell. Thus, the fluctuations in the DC-bus voltages are kept at very good values by using
the NFC. In simulation studies, the amount of fluctuation is less because the losses in the whole system are
neglected. In the case of a voltage swell condition, AC voltages in the output stage are fixed as shown in Figure
8d. Thus, the dynamic performance of the EPT structure has been increased and the power losses in the system
have been kept at the desired level.

Figure 8. The waveforms related to performance study-3: (a) grid voltages; (b, c) DC-bus voltages of input and isolation
stages; (d) output voltages.

4.4. Performance study-4
The reactive power compensation performance of the EPT structure is investigated in this study. One of the
most important features of EPTs is that they can compensate reactive power without any additional capacitor
groups. To illustrate this feature of EPTs, the q -axis reference current, which is the reactive power component
at the input stage, is increased from 0 A to 5 A. The waveforms related to simulation and experimental studies

Figure 9. The waveforms related to performance study-4: (a) voltage and current of phase-A; (b, c) DC-bus voltages
of input and output stages; (d) output voltage and current of phase-A.
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are demonstrated in Figure 9. As shown in Figure 9a, a phase difference between the grid voltage and current
has occurred. The voltages obtained from DC buses in capacitive operation are given in Figures 9b and 9c.
As can be seen in the figures, the fluctuations of the DC-bus responses have increased by very small amounts.
The waveforms of current and voltage of phase-A at the output stage are shown in Figure 9d. The capacitive
operating condition at the input stage is compensated at the output and constant sinusoidal voltages are
obtained. This compensation process is confirmed by experimental and simulation studies.
5. Conclusions
In this study, the effect of the intelligent controller structure on the performance of the EPT has been investigated. Simulation studies are carried out to ensure the accuracy of experimental studies. The performance
studies are realized by applying voltage sag, swell, harmonic, and reactive power operating conditions to the
EPT structure controlled by the NFC. All experimental results are provided using the ControlDesk interface
in dSPACE DS1104. First, voltage sag and swell conditions are manually created with a Variac. The output
voltages are not influenced by these conditions. Despite the voltage sag and swell, the DC-bus voltages remain
constant and follow the reference DC-bus voltage values without steady-state error. In the case of voltage with
harmonics, the oscillation bandwidth of the DC-bus voltages is increased by 0.626% for the initial values and
the reference DC-bus voltages are followed very quickly. The harmonics at the input stage are compensated
and pure sinusoidal voltages and currents are obtained at the output stage. In the case of capacitive operation,
the fluctuation of the DC bus is increased by 1.301% because of second-degree harmonics. According to all
experimental and simulation results, the performance and durability of the EPT structure have been improved
thanks to the adaptive and durable structure of the NFC.
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